


H. Nguyen

VME T1 Interface



**Superconducting Super Collider
Laboratory**

VME T1 Interface*

H. Nguyen

Superconducting Super Collider Laboratory
2550 Beckleymeade Ave.
Dallas, TX 75237 USA

April 1994

*Operated by the Universities Research Association, Inc., for the U.S. Department of Energy under Contract No. DE-AC35-89ER40486.

***Superconducting Super Collider Laboratory
Accelerator Division***

*2550 Beckleymeade Avenue, MS-1046
Dallas, TX 75237-3946*

Document/Records Submission Form

Title: VME T1 Interface

Originating Organization: ASD/Controls Department

Author(s) Title

Steve Hunt

Date: April 15, 1994

Submitted By: Huan Nguyen

Document/Record Status: **Released By:** **Draft:**

Control Status: **Document/Record Type:**

Document/Record Number:

WBS Number

Alternate Document/Record Number(s):

Keywords:

- | | |
|----|----------------------------|
| 1) | 1) Communication Systems |
| 2) | 2) Industry Pack Interface |
| 3) | 3) T1 Interface |
| 4) | 4) Controls System |

Content Description

This is the design of a T1 Interface using Industry Pack interface standard to handle the SSC site-wide distribution of all control system messages. The messages are assembled in the control room area and encapsulated for transmission via a T1 interface to devices distributed throughout the 70 miles of tunnel.

Remarks

Schematic design was captured on Racal-Redac ECAD software. All files are stored at bear.ssc.gov. Included photoplot.


Statement of Work for the
design and prototype production of a
T1 Industry Pack Interface
for the ASD Controls Department
Document Number ABA-1010005 Release 0
March 4, 1993

Approved By:




Steven Hunt
Group Leader
ASD Controls Communications

3/4/93
Date



Dave Gurd
Department Head
ASD Controls Department

3/4/93
Date



John Wentz
Section Leader
ASD Quality Assurance

3/4/93
Date



CONTROLLED DOCUMENT
Copies produced from this
document will not be automatically
updated. Verify status before using.

1 Introduction

1.1 Background

The Superconducting Super Collider (SSC) is a complex of proton accelerators presently under development by Department of Energy and the Superconducting Super Collider Laboratory (SSCL) in Ellis County, Texas. When complete the SSC will be the largest scientific instrument ever constructed.

The Controls department is responsible for the hardware, software and communication systems to control each of the six accelerators in the SSC complex, as well as for the integration of these accelerators into a functioning whole capable of meeting the needs of the experimental physics facilities.

Due to the complexity of the research and development effort for the SSC, University Research Associates, the prime contractor for the SSC, has determined that it is necessary to subcontract certain research and development tasks.

1.2 Objective

This statement of work (SOW) addresses the requirements of the ASD Controls Department for the design and prototype production of a T1 Industry Pack Interface.

2 Scope

The principle tasks under this subcontract (itemized below) are studies towards a design for a T1 network interface. The contractor shall provide all personnel, equipment, facilities and services necessary to perform the tasks listed in this SOW.

3 Requirements

3.1 Requirements Definition

The sub-contractor shall design a T1 Industry Pack with the following features.

- Single height Industry Pack conforming to the Greenspring IndustryPack (IP) Logic Interface Specification.
- Shall conform to the attached functional description and block level diagram.
- Use 16 Bit data path option including ID, memory, I/O and interrupt acknowledge cycles.
- Hardware and software compatible with MVME-162 IP carrier PCB.
- Employ Brooktree T1 chipset (R8069B, R8070A and R8071A) with all registers being accessible from the CPU.
- Have 1 M byte on board usable dual port static random access memory, plus a channelized interrupt status FIFO.
- Shall use a single interrupt line with a programmable interrupt vector register.
- Memory shall be accessible as up to 64 K bytes per channel.
- Capable of operating as channelized (24 DS0), hyperchannel or T1 mode.
- Provision of a PROM to hold 32 bytes of identification information accessible from the CPU.
- Register addressing memory map compatible with the attached specification.

3.2 Deliverables

- Documentation as specified bellow
- Two working prototype modules.
- Four unpopulated Printed Circuit Boards.

3.3 Documentation of Contract Results

Documentation delivered under this contract shall include

- Full schematics on hardcopy and magnetic media.
- PCB layout on film and Magnetic media

- Drill tape or Disk.
- Source level listings of any programable devices with description of operation.
- Description of circuit operation.

3.4 Project Management

The sub-contractor shall appoint a single task manager to have overall responsibility for the planning and execution of each task. This individual shall be responsible for all program management, budgeting and reporting requirements defined below. The individual assigned as the task manager shall be named and SSCL notified of the selection within 15 days of task initiation.

4 Special Considerations

SSCL may choose not to support increases in cost beyond the amount stated in the purchase order or to terminate the work prior to completion. In the event that the SSCL determines not to continue the work by the sub-contractor, the sub-contractor shall immediately deliver all sketches, designs, drawings, software media and documentation, tooling, fabricated parts and assemblies, and other incidental materials to the SSCL, who may elect to have the work completed by others or to complete the work at SSCL.

All designs carried out under this contract shall be the property of the SSCL.

5 Period of Performance

The period of performance is from 1 March 1993 until 30 May 1993.

SSCL Controls Communications Group

T1

T1 is a Time Division Multiplexing Standard used throughout the data communications and telephony industry. It is a byte serial interface operating with a 125 micro second time-slot. Within this 125 micro second period, 24 bytes of data + 1 bit for synchronization are transmitted. The bit rate is therefore $((24 * 8) + 1) / 0.000125 = 1.544 \text{ M bits per second}$.

T1 is used by the telephone industry to transmit digital telephone calls. Each voice circuit occupies one byte in each 125 micro second time slot. Thus a T1 can carry 24 phone calls.

page created by : Steve Hunt

SSCL Controls Communications Group

The T1 Industry Pack Interface

The T1 Industry Pack Interface was designed as a high performance low cost way to interface VME computers to a T1 network.

The specification was written and an RFQ issued to industry for the design and prototype production. The RFQ was won by Comar Systek of Dallas, who have completed the contract and delivered a working prototype.

The card is a single height Industry Pack which uses the Brooktree chipset to provide up to 24 channelized links of 64 K bits. Each channel can use the HDLC protocol. The electrical interface is DSX-1, eliminating the need for an external DSU/CSU.

The card supports H11 Hyperchannels and 'flexible' hyper-channels, allowing a channel to consist of an arbitrary number of 64 bit channels. Click here to see a picture of the T1 Industry Pack.


Click here to get a zip file of the schematics.

page created by : Steve Hunt

70A-880r 13

	PAGE
SRAM	2
IP ADDRESS LATCH & SRAM DEMUX	3
MODE REGISTER & ID PROM	4
HEART & SOUL	5
T1 LINK LEVEL & LINE INTERFACE	6
LINK LEVEL DECODE & STATUS FIFO	7
PULL-UPS & PULSE TRANSFORMERS	8
IP BUS CONNECTOR	9
	10

T1 IP MODULE		
D	CONAR SYSTEK Inc.	REV 1A
DATE: 7/01/93	SHEET 1 OF 10	



T1 IP MODULE


401 /SRAML5
401 /SRAML4

401 /SRAML3


401 /SRAML3

401 /WRITE
401 /READ
401 /SRAML4
401 /SRAML5


TC551001
U13




TC551001
U11




TC551001
U9




TC551001
U12



TC551001
U10



TC551001
U8



401 /SRAML3

401 /WRITE
401 /READ
401 /SRAML4
401 /SRAML5

T1 IP MODULE

SRAMs

COMAR SYSTEK Inc.

DATE: 7/01/93

SHEET 3 OF 10

REV 1A

1

2

3








4

5

6

7

8



T1 IP MODULE



IP ADDRESS LATCH
SRAM SELECT DEMUX

COMAR SYSTEMS INC. REV 1A


DATE: 7/01/93

DATE: 7/01/93

2




T1 IP MODULE	
MODE REGISTER & IO PROM	
D	COMAR SYSTEK Inc. REV 1A
DATE: 7/01/93	SHEET 5 OF 10



LA

U3
PAL16L8




680 /LLAEN
701 HYPERMODE
781 LLRX/TX

781 LLSYSACC

IPINTREQ0

781 LLCH



781 /LLINTR
683 /FIFORD
701 /FIFORESET


LLT1/CEPT
/IPINTREQ0

LD

T1 IP MODULE

LINK LEVEL ADDRESS DECODE
& STATUS FIFO

D COMAR SYSTEK Inc. REV 1A
DATE: 7/01/93 SHEET 8 OF 10



T1 IP MODULE

PULL-UPS & PULSE TRANSFORMERS

D COMAR SYSTEK Inc. REU 1A

DATE: 7/01/93

SHEET 9 OF 10

1

2

3





4

5

6





7

8



PONENT SIDE

SCALE FOR FR-4



December 6, 1993

MEMORANDUM

93 1200 E A 0405

To: Lee Graw
From: Steve Hunt
Subject: Licensing of T1 Industry Pack

I have received the record of inventions guidelines sent to me, I have filled it in as best I am able, and will return it. However I have a number of points that I would like to bring to your attention.

- This card is a communication interface, using a Time Division Multiplexing standard known as T1. This standard is in very wide use throughout the Telecommunications and Computer industry for the transmission of voice and data.
- Computer interfaces for this standard are available from a number of vendors. We ourselves have purchased T1 interfaces for VME bus computers from Rockwell CMC and PRI. The SSC required a large number of T1 interfaces (2000), the cost of purchasing this number of commercial VME boards would have been prohibitive. We therefore decided to develop our own lower cost interface.
- Industry Pack (IP) interfaces are computer Mezzanine cards conforming to the Industry Pack Specification published by Greenspring Computer. The concept behind this interface standard is to allow customization of computer systems at a lower cost than developing complete VME interfaces. IP interfaces are smaller and cheaper to produce than VME interfaces, VME CPUs and carriers are available from a number of vendors that support IPs. A variety of IPs have been developed by industry and other national labs.
- A specification was developed, and it was decided to have industry carry out the detailed design and build the first prototype. AN RFQ was issued (SSC-93-A-120393) with a statement of work (ABA-1010005), and the bid was won by Comar-Systek of Dallas. They have carried out this contract and delivered the first working prototypes.
- I believe they wish to develop further this design, (to make it cheaper to manufacture), and commercialize it themselves or through another company.
- The concept and design make use of standard and widely available techniques. The reason for this development and its status has been widely discussed within the Lab, and with some external organizations such as other national labs. The development has also been described at an international conference (ICALEPCS 93).

In view of the above, I do not know if this is classifiable as an invention, or if it is patentable. Perhaps you could also advise on the rights held by Comar Systek, and ourselves.

cc: Dave Gurd, Koni Nayak