

# KEK ATF LINAC, DAMPING RING ACCELERATING FIELD AND RF-GUN LASER SYSTEM PHASE&AMPLITUDE STABILITY STUDY

K. Popov\*, A. Aryshev and N. Terunuma

High Energy Accelerator Research Organization (KEK), Tsukuba, Japan

## Abstract

KEK Accelerator Test Facility (ATF) conducts beam instrumentation R&D for International Linear Collider (ILC) project. There are several sections at ATF. Some of these sections are laser-driven RF-Gun, 1.3 GeV S-band Linac, Damping Ring (DR) and Final Focus test beamline. There are 11 S-band pulsed klystrons at Linac, which supply High-Power RF to accelerate electron beam, 1 Continuous Wave (CW) klystron at DR and RF-Gun laser system oscillator synchronization unit. These Linac, DR High-Power RF fields and laser pulse arrival time jitter and/or drift define the stability of the electron beam parameters, such as average energy, energy spread, emittance, bunch charge etc. This study demonstrates KEK ATF Linac and Damping Ring High-Power RF field phase and amplitude stability measurement results. Furthermore, the laser system oscillator laser pulse arrival stability is investigated. Moreover, a digital Low-level RF feedback system is introduced at ATF Linac RF system to stabilize accelerating field phase&amplitude long-term drift. A Field-Programmable Gate Array (FPGA) board based digital Low-Level RF phase&amplitude inter-pulse feedback system firmware and its performance results are described in this study.

## INTRODUCTION

KEK ATF is International Linear Collider (ILC) [1] beam instrumentation R&D facility. ATF accelerator has 6 section, which are laser-driven RF-Gun [2], Linac, Beam Transport (BT), Damping Ring (DR) [3], Extraction Line (EXT) and Final Focus test beamline (FF) [4]. KEK ATF is a normal conductivity pulsed accelerator. The electron beam repetition rate is 3.125 Hz. ATF Linac RF system contains 11 Toshiba E3712 [5] klystrons to accelerate the electron beam up to 1.3 GeV. The electron beam is generated by the Cs<sub>2</sub>Te photocathode irradiation by 266 nm wavelength laser pulse of a 3.125 Hz repetition rate. Toshiba 3712 klystrons supply several 10s MW (peak power) High-Power pulsed RF into the ATF Linac accelerating cavities. The klystron output High-Power RF pulse width is 4 μs. ATF Damping Ring RF system [3] includes 1 Phillips YK 1265 Continuous Wave klystron, which supplies 250 kW RF power into 2 damping cavities.

The electron beam parameters, such as average energy, energy spread, emittance and bunch charge, are affected by the jitter and/or drift of the Linac and DR High-Power RF fields. Therefore, these fields phase&amplitude jitter and/or drift measurement, as well as its compensation, is one of the milestones for the accelerator stable operation.

\* popovkon@post.kek.jp

## KEK ATF LINAC LOW-LEVEL RF SYSTEM ARCHITECTURE

KEK ATF Linac Low-Level RF (LLRF) system consists of 2 sub-systems located at two different areas of the Linac (see Fig. 1). The first one, has an Agilent E8663B Signal Generator (SG) [6], frequency multiplier&divider, electric-to-optic converter (E/O converter) and phase-shifter for 178.5 MHz CW signal for RF-Gun laser synchronization unit. The SG generates 1428 MHz CW signal, which is injected into the frequency multiplier&divider module. The module output frequencies are 2856 MHz for klystron LLRF stations, 357 MHz for SGs synchronization monitor and 178.5 MHz for the RF-Gun laser system synchronization unit. Then, E/O converter transfers 2856 MHz CW signal to the ATF Linac klystrons LLRF stations through the temperature stabilized fibers.

The RF-Gun laser system synchronization unit accepts 178.5 MHz CW signal to phase-lock the laser pulse generation with ATF Linac accelerating field phase. This unit is a piezo feedback from Time-Bandwidth company. The second sub-system includes optic-to-electric converter (O/E converter), phase shifter for 2856 MHz, DC signal generators, pulse modulator, 600 W pre-amplifier and attenuator (see Fig. 1). The O/E converter receives 2856 MHz through the fiber and converts it back to RF signal. Then, the signal passes through the phase shifter module in order to adjust the High-Power RF phase to achieve the electron beam nominal acceleration in the cavities. The phase shift value is controlled by DC signals, which are generated by the DC signal generator or the FPGA board. The pre-amplifier is highly saturated by the input RF pulse to minimize any Low-Level RF signal amplitude drift effect on the High Power RF pulse. Therefore, the klystron output peak power is controlled by the attenuator, which is installed after the pre-amplifier. The FPGA board control in combination with I/Q modulator and demodulator modules are currently installed at klystron # 0 and # 8, while the rest keep DC signal generator based control. Klystron # 0 High-Power RF phase is tuned to achieve optimized accelerating field phase at RF-Gun cavity and the first accelerating cavities. Klystron # 8 is dedicated to adjust the electron beam average energy to inject the beam into the ATF Damping Ring. The FPGA board base control of the RF pulse phase and amplitude fine tuning allows to have the precise control over the beam intensity, emittance, beam energy and energy spread at the dedicated klystrons. The digital Low-Level RF phase and amplitude feedback is based on the RedPitaya STEMlab 125-14 FPGA board [7], external I/Q modulator and I/Q demodulator (see Fig. 1).




Figure 1: KEK ATF Linac Low-Level RF system architecture block-diagram.

The FPGA board is equipped with 2 channel DC-coupled 14 bit ADC, 2 channel DC-coupled 14 bit DAC both with 125 MSa/s sampling rate and 12 bit gated ADC for triggering. The board has ZYNQ-7010 system on the chip (SoC), which chipset consists of FPGA and CPU chips. The small part of the High-Power RF is picked after the klystron using the directional coupler. This signal is sent to the I/Q demodulator to down-convert RF to I and Q baseband signals, which are digitized by the RedPitaya STEMLab 125-14 FPGA board ADC. The feedback firmware is explained further chapter.

The ATF Linac klystrons operates in the pulse mode. The RF signal width is 4  $\mu$ s. The Gate signal is phase-locked to the 16th sub-harmonics of 2856 MHz by the timing system. Moreover, the timing system is based on the event generation and event receiver electronics from SINAP. It receives 357 MHz as RF clock to phase-lock the trigger generation with accelerating field. Then, the input RF signal frequency is divided 3 times to get 119 MHz. It is the electronics specs limitation. The event generation is phase-locked to the 119 MHz.

### KEK ATF LOW-LEVEL RF SYSTEM SIGNALS PHASE AND AMPLITUDE NOISE POWER SPECTRAL DENSITY MEASUREMENT RESULTS

The KEK ATF LLRF signals distribution system is investigated with the Keysight SSA E5052B [8] Signal Source Analyzer. These LLRF signals phase and amplitude noise distributions, as well as phase RMS jitter, affect the electron beam injection into the ATF Damping Ring. Also, the phase

RMS jitter is responsible for the synchronization between the RF-Gun laser system, the Linac and the Damping Ring accelerating fields.

The Master SG and Slave SG (see Fig. 1) are synchronized with each other via 10 MHz reference signal. Its phase jitter (RMS) is 0.00185  $^\circ$  or 515 fs (see Fig. 2). Therefore, the ATF Linac RF signal before the klystron pre-amplifier and RF-Gun laser pulse arrival time have phase noises (RMS) at 0.207  $^\circ$  or 201 fs and 0.019  $^\circ$  or 294 fs. Also, the ATF Damping Ring 714 MHz reference signal phase noise (RMS) is 0.329  $^\circ$  or 1.282 ps (see Fig. 2). The RF signal and the event clock for the ATF timing system are 357 MHz and 119 MHz, which phase noises are 0.108  $^\circ$  or 844 fs and 0.012  $^\circ$  or 300 fs, respectively.

### KEK ATF LINAC KLYSTRON DIGITAL LLRF FEEDBACK FIRMWARE

A firmware design with In-Phase (I) and In-Quadrature (Q) signals datapath between ADCs and DACs was developed at the ZYNQ-7010 [9] SoC FPGA (Programmable Logic) and feedback algorithm at SoC CPU (Processing System) [10, 11]. The common clock signal generated by the 125 MHz oscillator is shared to ADC, Slow ADC, feedback algorithm and DACs. Therefore signal digitizing & generation and signal processing are phase-locked to the same clock. The ADCs digitizes the I and Q signals demodulated by the 4  $\mu$ s pulse gate with 125 MSa/s sampling rate. In total, the waveform contains 500 digital points with 8 ns spacing between the points.

Content from this work may be used under the terms of the CC BY 4.0 licence (© 2025). Any distribution of this work must maintain attribution to the author(s), title of the work, publisher, and DOI.

This is a preprint - the final version is published with IOP




Figure 2: KEK ATF Low-Level RF system signals phase noise power spectral density measurement results: (green) is the 10 MHz reference to synchronize signal generators, (pink) is the 119 MHz event clock for the timing system, (blue) is the 178.5 MHz reference for the RF-Gun laser piezo feedback, (purple) is the 357 MHz for the timing system clock, (red) is the 714 MHz RF signal for the ATF Damping Ring Low-Level RF system, (black) is the 2856 MHz RF signal for the ATF Linac klystron RF stations.

As a result, the phase and amplitude distributions inside the  $4\ \mu\text{s}$  picked RF pulse are calculated. The region between  $2\ \mu\text{s}$  and  $3\ \mu\text{s}$  is utilized for the electron beam acceleration, its phases  $\phi_i$  and amplitudes  $A_i$  are averaged over 125 points from the trigger pulse rising edge arrival. The average values are considered as RF pulse phase  $\phi_{rf_n}$  and amplitude  $A_{rf_n}$ .

$$\phi_{rf_n} = \frac{\sum_{i=1}^{125} \phi_i}{125}, \quad (1)$$

where  $\phi_{rf_n}$  is the  $n^{\text{th}}$  pulse averaged phase,  $\phi_i$  is the  $i^{\text{th}}$  sample phase.

$$A_{rf_n} = \frac{\sum_{i=1}^{125} A_i}{125}, \quad (2)$$

where  $A_{rf_n}$  is the  $n^{\text{th}}$  pulse averaged amplitude,  $A_i$  is the  $i^{\text{th}}$  sample amplitude.

These values are transferred to the repeating averaging feedback algorithm logic, which consists of the two independent sides: phase and amplitude. The algorithm averages 4 consequent RF pulse phases  $\phi_{rf_n}$  and amplitudes  $A_{rf_n}$  (see Eqs. (3) and (4)).

Then, it compares these  $\phi_{avr}$  and  $A_{avr}$  with the set points  $\phi_{sp}$  and  $A_{sp}$  externally set via EPICS process variable (PV), correspondingly.

$$\phi_{avr} = \frac{\sum_{n=1}^4 \phi_{rf_n}}{4}, \quad (3)$$

where  $\phi_{avr}$  is the averaged phase,  $\phi_{rf_n}$  is the  $n^{\text{th}}$  pulse averaged phase.

$$A_{avr} = \frac{\sum_{n=1}^4 A_{rf_n}}{4}, \quad (4)$$

where  $A_{avr}$  is the averaged amplitude,  $A_{rf_n}$  is the  $n^{\text{th}}$  pulse averaged amplitude.

Specifically, the phase and amplitude differences are given by the following relations:

$$\Delta\phi = \phi_{avr} - \phi_{sp}, \quad (5)$$

where  $\Delta\phi$  is the phase difference,  $\phi_{sp}$  is the phase set point.

$$\Delta A = A_{avr} - A_{sp}, \quad (6)$$

where  $\Delta A$  is the amplitude difference,  $A_{avr}$  is the averaged amplitude and  $A_{sp}$  is the amplitude set point.

If the phase difference is greater than the phase RMS jitter inside the region, which is  $0.060^\circ$ , the phase is shifted at the difference value  $\Delta\phi$ .

## CONCLUSION

KEK ATF LLRF system signals phase and amplitude noise distributions were investigated. The synchronization limit between RF-Gun laser pulse arrival and the Linac accelerating RF was measured. Also, the significant contributor to the synchronization limit of the Linac relative Damping Ring was identified. It was 714 MHz reference signal. The E/O and O/E converters upgrade can help to improve the synchronization limit. Also, the FPGA board based digital LLRF feedback system was developed, implemented and tested at the ATF Linac klystron N 0. The klystron High-Power RF long-term phase stability without feedback shows  $13^\circ$  pp fluctuation with 18 hours cycle. The phase stability is improved from  $13^\circ$  pp to  $0.5^\circ$  pp, when feedback is enabled. The feedback completely eliminates the phase fluctuation. Also, the amplitude drift was decreased from 1.6 % pp to 0.2 % pp. As a consequence, beam loss in the RF-Gun section of the beamline was decreased at 7 % pp over 72 hours. Based on these promising results, the digital LLRF feedback system implementation for the rest of the ATF Linac klystrons is ongoing in order to improve the beam transmission stability over entire ATF Linac beamline, as well as the beam injection stability.

## ACKNOWLEDGEMENTS

Special thanks to T. Kobayashi for his help with Keysight SSA E5052B Signal Source Analyzer. This work was supported by [MEXT Development of key element technologies to improve the performance of future accelerators Program] Japan Grant Number JPMXP1423812204.

## REFERENCES

- [1] C. Adolphsen *et al.*, "The ILC technical design report", Volume 3: Accelerator, Rep. JAI-2013-001, 2013.
- [2] N. Terunuma *et al.*, "Improvement of an S-band RF gun with a Cs<sub>2</sub>Te photocathode for the KEK-ATF," *Nucl. Instrum. Methods Phys. Res., Sect. A*, vol. 613, no. 1, pp. 1–8, Jan. 2010. doi:10.1016/j.nima.2009.10.151
- [3] S. Sakanaka *et al.*, "Design of an RF System for the ATF Damping Ring", in *Proc. PAC'95*, Dallas, TX, USA, May 1995, paper WPR03, pp. 1791–1793.
- [4] T. Okugi *et al.*, "Linear and second order optics corrections for the KEK Accelerator Test Facility final focus beam line," *Physical Review Special Topics - Accelerators and Beams*, vol. 17, no. 2, Feb. 2014. doi:10.1103/physrevstab.17.023501
- [5] Canon (former Toshiba) electron tubes and devices, <https://etd.canon/en/product/category/microwave/klystron.html>
- [6] Keysight, <https://www.keysight.com/us/en/product/E8663B/analog-signal-generator.html>
- [7] RedPitaya, <https://redpitaya.com/stemlab-125-14/>
- [8] Keysight, <https://www.keysight.com/us/en/product/E5052B/signal-source-analyzer-ssa.html>
- [9] L. H. Crockett, R. A. Elliot, M. A. Enderwitz, and R. W. Stewart, *The Zynq Book: Embedded Processing with the Arm Cortex-A9 on the Xilinx Zynq-7000 All Programmable SoC*, Strathclyde Academic Media, Glasgow, UK, 2014.
- [10] Y. Li, *Computer principles and design in Verilog HDL*, Tsinghua University Press, 2015.
- [11] S. Churiwala, *Designing with Xilinx FPGAs Using Vivado*, Springer, 2017.