




CSC Front Readout Meeting at Princeton

Daniel R. Marlow
Princeton University

July 18-19, 1993

Abstract;

Agenda, attendees, and presentations of the CSC Front Readout Meeting held at Princeton on July 18-19, 1993.

Revised Agenda

Sunday, July 18, 1993

11:00 Overview of the System Requirements and Architecture as set forth in the TDR. Marlow

Discussion of possible revisions.

12:30 Lunch

1:30 CSC Readout Work at Princeton. Status & Plans Wixted

2:30 Lab tour and demonstration

3:30 Anode Readout Work at Boston Varner

--- Prototype test electronics

--- Production readout and HV

4:30 ROPCB work at U of H status and plans Pinsky
(discussion)

5:30 Free time (discussions etc.)

6:30 Barbecue at the Marlows

Monday, July 19, 1993

9:00 FPGA-based readout controller Chinatti

9:30 Signal processing strategies Prebys

10:30 Break

11:00 Definition of PCB for Fermilab Tests

12:00 Lunch

1:30 Discussion of FY94 R&D Plan

2:30 Draft of written meeting summary.

3:00 Adjourn

(People should allow 2 hours between their Princeton departure and their scheduled flight time. We can adjust time of adjournment accordingly).

18-19 July 93 Muon Readout Meeting at Princeton

Eric Prebys (609) 258-4910 prebys@puhep1.
princeton.edu

Bruce R Broomer ph (303) 492-4363 FAX (303) 492-5119
BROOMER % KAOS@VAXF.COLORADO.EDU

Uriel Nauenberg (303) 492-7715 FAX (303) 492-5119
NAUENBER @ COLOPHYS URIEL@RMCHEP.COLORADO.EDU

Lan, KEJIAN (713) 743-3554 FAX (713) 743-3589
LAN @ UH.EDU.

Robert Wixted (609) 258-1509 Wixted@puphep.princeton.edu


Steve Chinatti (609) 258-1509 chinatti@phoen.x.Princeton.EDU
chinatti@pupcad1.Princeton.EDU

GARY VARNER (617) 353-4114 VARNER@buphy.bu.edu
-6057 VARNER@budoe.bu.edu

Phil Baringer (913) 864-3953 BARINGER@UKANVAX (BITNET)
BARINGER@KUH-B.CC.UKANS.EDU

Dan Marlow 609 258 4383 MARLOW@PUPHEP.PRINCETON.EDU
~~609 683 56~~

LARRY PINSKY (713) 743 3552 PINSKY@JHPHYS.UH.EDU



Overview of CSC Readout

CSC Readout Meeting at Princeton


Presentation by:

**Daniel R. Marlow
Princeton University**

July 18, 1993

Principle of Charge Interpolation Readout

Start with a conventional MWPC, but form the cathode planes with a pattern of etched strips, running perpendicular to the wires.




TIP-04059

If each strip is instrumented with a charge-sensitive preamplifier, the position of incidence can be determined from the center of gravity of the induced charge. The position accuracy is then set by the accuracy with which the charge on each strip can be measured—*e.g.*,

$$\frac{\Delta x}{w} \simeq \sqrt{2} \frac{\Delta Q}{Q} \sim 1\%$$

where w is the strip width.

Electronic Architecture



TIP-03936

Readout Rates

GEM Trigger/DAQ Design Goals				
Level	Rate In	Rate Out	Latency	Comments
1	60 MHz	10 kHz	$2\ \mu\text{s}$	Pipelined
2	100 kHz	100 Hz	$100\ \mu\text{s}$ —100 ms	Asynchronous
3	3 kHz	100 Hz	—	CPU Ranch

GEM CSC Readout-Specific Design Goals

- Equivalent noise charge ($\sim 2000 e^-$) rms (for $\tau = 300$ ns)
- Dynamic Range

— 50 μm measurement for strip width $w = 5$ mm

$$\frac{\sigma_s}{w} \simeq \sqrt{2} \frac{\sigma_q}{Q} \implies \frac{Q}{\sigma_q} \simeq \sqrt{2} \frac{w}{\sigma_s} = 140$$

$\implies 7.1$ bits

— Landau tail $\varepsilon \simeq 95\%$

$\implies 40 - 230 e^- \implies 2.5$ bits

— $\times 2$ Design margin $\implies 1.0$ bits

— Total $\implies 10.6$ bits

- $< 10 \mu\text{s}$ *effective* conversion time
- Time resolution $\sim \text{BX}$ (for rejection of neutron hits)
- Low cost ($< \$10./$ channel)
- Radiation hard? $F_n \simeq 10^{13} \text{ cm}^{-2}$ 100 SSC-yr

Electrical Specifications for the CSC Readout	
Parameter	Value
Equivalent Input Noise	$< 2000 e^-$ rms
Pulse Peaking Time	300 ns
Overall System Gain	0.4 fC/Count
Dynamic Range	10 bits
Accuracy	0.5%
Cross Talk	< -50 db
Readout Rate	100 kHz
Readout Latency	$< 100 \mu s$
Temperature Range	20 ± 5 °C
Power Per Channel	< 100 mW
Rad. Hardness: Ionizing	(10 kRad)
Rad. Hardness: Neutrons	10^{13} cm^{-2}




FIG. 4-48. Perspective view of complete CSC barrel chamber.




FIG. 4-49. Plan view of endcap chambers.




FIG. 4-50. Strip electronics and cooling concepts for the CSC.




FIG. 4-51. Service layout for CSC showing gas connection, HV distribution and anode signal output.

4.3.3 Support Structure

Overview

The design of the chamber support structures is driven by the chamber construction and layout and by the need for the chamber weights to be carried at





FIG. 4-52. Corner of a CSC cathode showing relationship of strips, readout connections and fiducial lines.


or near structure support nodes. The design has minimized the number of different chamber sizes to minimize chamber production costs. A structural stability of better than $25 \mu\text{m}$ is needed between the respective superlayers of chambers within a muon projective tower. The muon chamber layouts have been designed to maximize the θ and ϕ coverage in

System Architecture




TIP-03989

Front End Printed Circuit Board (FEPCB)



TIP-03990



FEPCB Electrical Architecture (SCA Version)





Figure 1 is a log-log plot showing the ENC (r.m.s. e-) versus Tm (ns) for the 5600 series. The y-axis ranges from 1,000 to 10,000 ENC, and the x-axis ranges from 10 to 10,000 ns. Five curves are shown for different capacitance values: 0 pF, 10 pF, 22.5 pF, 33.6 pF, and 68.7 pF. The ENC decreases as Tm increases, reaching a minimum around 1,000 ns, and then slightly increases or levels off. Higher capacitance values result in higher ENC values across the entire range of Tm.

Tm (ns)	0 pF	10 pF	22.5 pF	33.6 pF	68.7 pF
10	8000	5000	4000	3000	2000
100	2500	1500	1200	900	700
1000	1500	900	700	600	500
10000	1500	1000	800	700	600


With a 700 ns shaper, the noise is $1800\text{ e}^- + 12\text{ e}^-/\text{pF}$.

Switched Capacitor Analog Memory

One approach is to sample the pulse every ~ 100 ns using an array of sample-and-hold capacitors.



Such an array can be operated as a *logical* analog shift register to provide the required $2 \mu\text{s}$ Level 1 delay.



TIP-04335

Digital logic controls the switches. Note that the charge doesn't move, but rather the status of each memory location changes with time.

Neutron Rates

- Inherently uncertain
- Product of three factors

$$R = \varepsilon_n F_n A \equiv r_n A$$

where in the endcap

$$\varepsilon_n \sim 10^{-3} = \text{detection efficiency}$$

$$F_n \sim 10^5 \text{ cm}^{-2} \text{ s}^{-1} = \text{fluence}$$

$$A = 93 \times 0.5 \text{ cm}^2 = \text{strip area}$$


Note: The numbers above are inferred from the GEM TDR Table 4-6, which includes n 's and γ 's for $L = 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$. From the table one can extract only the detected fluence r_n , which is

$$10 < r_n < 100 \text{ cm}^{-2} \text{ s}^{-1}$$

Assuming that each hit lights four strips the corresponding rates per strip are

$$6 < R < 20 \text{ kHz}$$

Analog Pipeline (SCA) Option



Assume

$$t_p = \text{pulse peaking time} = 300 \text{ ns}$$


$$\Delta t = \text{sample clock period} = 100 \text{ ns}$$

If accidental pulses falling within the indicated region in the space-time grid shown above are considered to spoil the signal pulse, the maximum unspoiled rate is given by

$$R_{\text{max}} = \frac{p_{\text{max}}}{21\Delta t} = \frac{0.1}{21 \times 10^{-7}} = 48 \text{ kHz}$$

(corresponding to $r = 320 \text{ cm}^{-2}\text{s}^{-1}$)


Local Charged Track (LCT) Logic



TIP-03996

Note: This diagram shows just one of the possibilities. Other patterns are also possible. All will impose an “ m -of-6” requirement to suppress noise, while maintaining efficiency.


Constant Fraction Discriminator



TIP-03995

Note: This diagram shows just one of the possibilities. Other patterns are also possible. All will impose an “*m*-of-6” requirement to suppress noise, while maintaining efficiency.


ADC and Multiplexer




TIP-03998

The LCT logic reduces the readout rate to a level where a single 10 MSPS ADC can handle an entire 96-channel FEPCB. Some care must be taken in the way that the multiplexer tree is arranged.


Readout Printed Circuit Board (ROPCB)



This board serves as the interface between the FEPCB's and the DAQ. It also formats, buffers, and retransmits, Level 1 trigger data.




CSC Supermodule Readout Schematic Block Diagram




Electrical Specifications for the CSC Readout

Parameter	Value
ENC (100 pF, 300 ns)	$< 2000 e^- \text{ rms}$
Slow Pulse Peaking Time	300 ns
Fast Pulse Peaking Time	30 ns
Overall System Gain	0.4 fC/Count
Dynamic Range	10 bits
Accuracy	0.5%
Cross Talk	$< -50 \text{ db}$
Sample Rate	10 MHz
Readout Rate	100 kHz
Readout Latency	$< 100 \mu\text{s}$
Temperature Range	$20 \pm 5 \text{ }^\circ\text{C}$
Power Per Channel	$< 100 \text{ mW}$
Rad. Hardness: Ionizing	$< 1 \text{ krad}$
Rad. Hardness: Neutrons	10^{14} cm^{-2}




Switched Capacitor Array Memory Cell




memh, 1000X
204 by 40 microns

SCA AMPLIFIER AND BIAS SCHEMATIC




Switched Capacitor Array Amplifier



amprest, 500X

275 by 204 microns




PUHEP-1 Pinouts

1	Cin+ (c)	(c) Ibias	40
2	Cin- (c)	(b) Vin-	39
3	Cout* (c)	(b) Vout	38
4	Decode (4,4) (d)	(b) Vin+	37
5	n/c	VSS2	36
6	n/c	VDD2	35
7	RS1	RA2	34
8	RS2	RA1	33
9	RS3	RA0	32
10	RS4	RST	31
11	Vin3	Vout3	30
12	Vin2	Vout2	29
13	Vin1	Vout1	28
14	VinRef	Vref	27
15	VDD1	Ibp	26
16	VSS1	Ibn	25
17	WA2	Ibias	24
18	WS4	WA0*	23
19	WS3	WA1*	22
20	WS2	WS1	21



Notes

- (b) SCA amplifier subcircuit
- (c) Comparator subcircuit
- (d) Internal address check



Test Setup




- Current tests use pattern generator to sequentially address the capacitors in the array. Read-out follows same sequence and is not (yet) simultaneous with write.
- DAC settling time is 3 μ s, so only “quasi-dynamic” tests are possible.




SCA Straight Line Fit






SCA Residuals by Cell – 3-Params/Cell




SCA Residuals by Cell – 3-Params/Cell




Fit Parameters by Cell




SCA Residuals by Cell – Single 3-Param. Set



SCA Residuals by Cell – Single 3-Param. Set




COMPARATOR SCHEMATIC




Constant Fraction Discriminator Test Setup

- Test setup is very simple.




- Use simple RC differentiator to simulate pulse. (More realistic circuit needs to be developed.)


Pins 15,35 +5V
16,36 GND



- Measure delay of *trailing* edge with respect to trigger as a function of V_{in} .



CMOS CFDISC - $C_1=10$ pF






FUTURE PLANS

- 1 Continued testing of other PUHEP-1 devices**
- 2 Integration of PUHEP-1 with the prototype address list processor**
- 3 Further clocknoise testing with the address list processor**
- 4 Expanded layout (8channels by 28 cells) possible enhancements include modifications to the substrate contacts more clockline shielding and an output mux subcircuit (still tiny chip size)**
- 5 LCT trigger generator chip to include multiple discriminators and one or more versions of the track logic subcircuits**
- 6 Full cusotm layout of the address list processor**

Wiring Schematic - CSC Anode Readout Electronics


8 JUL 93 - GSV






GEM-SE1-A

SILKSCREEN




DATE: 11/15/93	
BY: [Signature]	FOR: [Signature]
REVISION: 1.0	
APPROVED: [Signature]	



RECEIVED
11/15/93

11 Nov 7/15/93 P.O.




GEMSE2-A




Third Generation/Production Electronics


This page left intentionally blank.

AS DELIVERED TO SLAC








CSC Environmental Test Chamber




CSC Environmental Test Chamber Readout Box



wet-dry_cycle.res

— Position (in)
— RH 2




RH 2




56

wet-dry_cycle.res

Position (in)

Temp 2






NOTES:

BOSTON UNIVERSITY
PHYSICS DEPARTMENT
Movable Wire Chamber

MWC: TOP view




Notes:

- 87 wires per wireframe
- 3/8" thick jig plate for base
- 30 μ m wire
- 4 wireframes
- 5 hexcell sandwiches
- 1/2" thick plexiglass enclosure
- pivot point at geometric center



All units in inches

MWC: Positioning of Wireframes and Hexcell Sandwiches
FRONT view



Timing Discriminator - Prototype

14 MAY 93 - GSV



PRELIMINARY

CONCLUSIONS

Current Anode Electronics

Future Anode Electronics

- **A LOT more to be studied, A sampling:**
- **Cost Efficient Multi-hit Resolution**
- **Optimal Timing Scheme**
- **Signal Fan-in Density issues**

Ongoing Studies - next 6 months


- **Cheap and efficient HV control and monitoring**
- **Chamber deformation studies**
- **Moveable wire chamber studies**
- **Timing Studies**
- **Trigger Studies**
- **Pulse correlation studies**

Future Studies

- **???**

Electrical Signal Pathway

7 MAY 93 - GSV



LSP
7/18/93

GEM MUON ELECTRONICS READ OUT PRINTED CIRCUIT BOARD (CSC MODULE MOTHERBOARD)

HOUSTON RESPONSIBILITY:

ROPCB

CATHODE FEPCB CONTROL ASIC ↖ ?

(IF NOT, WE NEED TO WORK
CLOSELY WITH WHOEVER DOES!)

SO...

THIS DISCUSSION CENTERS ON THE

ROPCB FOR NOW...

ROPCB TASKS:

1. TRIGGER PASS-THROUGH
2. DATA INTERFACE (2-WAY)
3. POWER DISTRIBUTION ?

ROPCB - DATA ACQ. RESPONSIBILITIES

I. UPLOAD REQUIREMENTS

JE SUGGEST /  DATA SENT TO FEPCB's
HIS CONVENTION

A.) KNOWN INFORMATION NEEDED

1. LEVEL 1 ACCEPT

 HOW IS THE TIME STAMP
PRESERVED? (COINCIDENCE?)
ABS. DELAY?  (EVENT TAG?)
HOW IS A PARTICULAR LEVEL 1
ABSOLUTELY CORRELATED WITH A
PARTICULAR LCT?

2. 10 MHz BUS CLOCK (SCA CLOCK TOO?)

3. TEST PULSE?

4. RESETS (COUNTERS)

B.) WHAT ELSE?

1. INFO ON DATA LINES

 WOULD THIS EVER OCCUR
DURING AN ACTIVE (ENABLED LI)
PERIOD?

2. CONTROL SWITCHING

FAULT TOLERANT DESIGNS $\rightarrow$ HV? POWER? BACKUP? SELECTIVE DISABLE

ROPCB - DAQ

II. DOWN LOADING TO DAQ

A. BANDWIDTH — 100 MBIT/SEC

↑ LIMITED BY

1. F.O. LINK
2. DAQ OVERLOAD @ L2

"NOMINAL" EVENTS (1 TRK WITH VALID LCT
PER CSC MODULE/L1)

... ARE NOT A PROBLEM.

BUT.

96 CHANNELS/FEPCB IS AN "INEFFICIENT" #

10 BIT ADC (MAYBE 11 ?)

7 BIT ADDRESS

17

IF WE PACK THE ADC DATA WITHOUT ADDRESS
INFORMATION — THE ZERO SUPPRESSION (SPARSIFICATION)
ALGORITHM MUST BE REPRODUCIBLE!

↑ KNOWN IN ADVANCE FROM
LCT MASK!

DESIGNED IN ? ————↑

A. BANDWIDTH (CONTINUED!)

7	CATHODE FEPCB	(96 CH)
<u>2</u>	ANODE FEPCD	(96 CH)
9	→ <u>2</u> BIT OR 1 WORD SEPARATORS	

↓
9 WORDS

2 REQUIRES UNIQUE
WORDS POSSIBLE!

ASSUME 17 + 2 = 19 PER ADC

WITH SCAs THERE ARE (36-48) X 5 READ-OUTS

TYPICAL PER MODULE

$$17 \times 48 \times 5 = 4080 \text{ BITS}$$

~ 255 16-BIT WORDS

→ 25.5 μ SEC @ 10 MHz

+ (ANODE DATA ?)

2-3 HITS IN A MODULE MAX

↑ IS THAT OK?

ROPCB - DAQ

1 B. ANODE REQUIREMENTS

TIME STAMP AVAILABLE LOCALLY ?
↳ ?

ARE THESE ALL ADC OUTPUTS ONLY ?

HOW MUCH PER LCT ?

WHERE IS THE BUNCH CROSSING I.D. MADE?

ROPCB - TRIGGER RESPONSIBILITIES

WHAT FLEXIBILITY IS REQUIRED IN
THE LCT ENCODING?

WHAT TIME BUDGET EXISTS FOR THIS?

HOW IS THE TIME STAMP - BEAM CROSSING
I.D. DONE.

DO ANY "ANALOG" SIGNALS NEED TO BE PASSED
ON?

↑
TIMING PULSES?

LSP
7/18/93

ROPCB - POWER

- DO WE WANT SOME CONTROL?
SELECTIVE ON/OFF

- DO WE WANT MONITORING CAPABILITIES?
VOLTAGES
CURRENTS
TEMPERATURES

ROPCB - GENERAL PHILOSOPHIES

- SHOULD WE CONSIDER A MICROPROCESSOR(S)?

↳ FAULT TOLERANCE

↳ REPROGRAMABILITY

- REMOTE REPROGRAMMING OF FPGAs?

- GROUNDS

ANODE — HV

CATHODE

LV

EXPT ? (FRAME)

LSP
7/18/93

ZERO SUPPRESSION - SPARSIFICATION

HARD WIRED - BASED ON LCT ?
 ↑ PATTERN

UPLOADABLE ?

DATA DRIVEN - LCT + ADC

NEEDS A LOT OF CAREFUL WORK

VARIABLE TIME BINS



LOCATION DEPENDENT
ADC DEPENDENT

↓
SUPPRESS ALL PEDESTALS?


List Processor 2

48 addresses in the SCA:
one list element per address

Each address can be one of the following:


- free (no sample)
- pending L1 accept
- pending A/D conversion

Keep a circularly linked list of the addresses:



List Processor 3


Pending L1 accept (subset of free list):
fixed length list, keep 2 pointers, for the
beginning and the end of the list.



List Processor 4

Pending ADC list:


move 5 elements to this list if L1 accept occurs



elements are moved back to free list once A/D conversion has been completed.

List Processor 5

list is maintained in a 48 x 6 RAM, one address for each list element, and the data in each cell corresponds to the next element in the list.




List Processor 6


- Inputs:
 - L1 accept signal
 - ADC complete signal
 - reset and initialization signals
- Outputs:
 - write address, write enable
 - read address, read enable, read reset
 - L1 accept ignored
 - start ADC signal
- Internal State
 - 4 pointers (beginning and end of L1 list and ADC list)
 - size of ADC list
 - # of samples remaining from L1 accept
- Debugging
 - state maintained for each list element, can serially read out state and next address to check for errors

List Processor 7


- Control / Datapath based architecture
- 8 "micro-cycles" needed for each sample to maintain all internal pointers and update both lists- limitation imposed by need for 8 memory accesses (either read or write) per sample.
- 2-phase clock used:
 - phi1 - load registers
 - phi2 - write memory




CONTROL



DATAPATH



CONTROL + DATA PATH combined







Figure 34: Block diagram of the address list processor, showing the four FIFO memories for the address pointer lists for: empty cells, pending Level 1, pending level 2, and pending read-out.

Pulse Shaping

"No" Shaping:

$$h(t) \propto (1 - e^{-t/t_r})e^{-t/t_d} \quad ; t_r = 60ns$$


$$; t_d = 10\mu s$$



Slow Shaping:

$$h(t) \propto t^4 e^{-t/t_s} \quad ; t_s = 75ns$$


$$; t_p = 4t_s = 300ns$$



Fast Shaping:

$$h(t) \propto \left(4 - \frac{t}{t_s}\right)\left(\frac{t}{t_s}\right)^3 e^{-t/t_s} \quad ; t_s = 15ns$$

$$; t_p = 2t_s = 30ns$$



Noise Simulation

$$\text{"Parallel Noise"} \propto \int_{-\infty}^{\infty} |h(t)|^2 dt$$

With a noise power spectrum given by:

$$|H(\omega)|^2 = \left| \int_{-\infty}^{\infty} h(t) e^{i\omega t} dt \right|^2$$

$$\text{"Series Noise"} \propto \int_{-\infty}^{\infty} |h'(t)|^2 dt$$

With a noise power spectrum given by:

$$|H'(\omega)|^2 = \left| \int_{-\infty}^{\infty} h'(t) e^{i\omega t} dt \right|^2$$


→ noise spectra may be simulated by generating a large number of sine waves with random phases according to the appropriate power spectrum.

30 ns Shaping


T&S Time discriminator

Random tracks



Analysis of 30 ns Shaper Output – Random Tracks




Time Discriminator Position (usec) – Track Segments




Time of First non-zero bin (usec) – Track Segments






CSC Timing

Recall...




ie, get the time of the first cluster to arrive

so try to avoid..




can try maximum staggering




~~300~~

30 ns Shaping Random ~~Anode~~ Tracks Staggered Anode wires

30 ns Shaping, anode signal, staggered anode wires





Time Discriminator Position (usec) – Track Segments



Time Discriminator Position (usec) – Closest Segments

300 ns Shaping




Note different time scale!


300 ns Shaper

4 200ns samples

Fit results, 300 ns shaping time, with noise





Corrected time




Ampfit/amp-1, corrected

"No" Shaping




Results of S-sample fit Unshaped signal

No shaping, Noise added, fit of samples




Ampfit/amp



Simulated neighboring strip comparison

Unshaped Signal Fit of 5 samples



Conclusions

- ◆ **Anode signals should be adequate to correctly tag the beam crossing providing care is taken to avoid tracks passing between the anode wires in all sublayers.**
- ◆ **Preliminary evidence indicates that unshaped signals will be satisfactory to determine pulse-height and timing of the cathode strip signals.**
- ◆ **More study is needed - particularly comparison of the model to actual signals from a prototype.**

Meeting Summary & Conclusions

On July 18 & 19, 1993 the CSC front end readout group met at Princeton to discuss the status and plans of that work.

Present: Baringer, Broomer, Chinatti, Lan, Marlow, Pinsky, Prebys, Varner, Wixted

The following summarizes the major conclusions from that meeting.

- 1) The specification on operating temperature should be changed from 20 +/- 5 C to 25 +/- 5 C.
- 2) The CSC ROPCB design should incorporate various monitoring functions such as HV, HV current, LVPS, temperature, etc.
- 3) The main thrust of the R&D effort for FY94 should be aimed at producing a set of pre-production prototype electronics for the 1995 FNAL tests.
- 4) Each of the institutions working on the CSC readout electronics should submit a 2-3 page R&D summary for FY94. These summaries should be sent by e-mail to Dan Marlow by Aug 16, 1993.
- 5) The groups present expressed an interest in the following items:
 - a Boston University: Work on current generation prototype analog electronics and work on support of various chamber R&D efforts (near term). Work in conjunction with BNL, FNPI, and Princeton on design of production (and pre-production prototype) anode electronics.
 - b University of Colorado: Study of FEPCB design issues including thermal management, IC packaging, EMI effects, electrical interface between the IC's, selection and evaluation of an ADC/MUX set.
 - c University of Houston: Work on design of ROPCB. This includes developing a specification of the operation of the control ASIC of the FEPCB.
 - d Princeton University: Continued development of an SCA, an integrated Turko and Smith discriminator, and the LCT (virtual strip) logic. Completion of FPGA-based control logic.
- 6) A tentative plan to have another meeting in late Sept. or early Oct, possibly at BNL was made.