

RESEARCH ARTICLE | JULY 02 2024

Prospects of silicide contacts for silicon quantum electronic devices

K. Tsoukalas  ; F. Schupp  ; L. Sommer  ; I. Bouquet  ; M. Mergenthaler  ; S. Paredes; N. Vico Triviño  ; M. Luisier  ; G. Salis  ; P. Harvey-Collard  ; D. Zumbühl  ; A. Fuhrer 



Appl. Phys. Lett. 125, 013501 (2024)

<https://doi.org/10.1063/5.0213131>



 Nanotechnology & Materials Science  Optics & Photonics  Impedance Analysis  Scanning Probe Microscopy  Sensors  Failure Analysis & Semiconductors



Unlock the Full Spectrum.
From DC to 8.5 GHz.
Your Application. Measured.

[Find out more](#)



Prospects of silicide contacts for silicon quantum electronic devices

Cite as: Appl. Phys. Lett. **125**, 013501 (2024); doi: [10.1063/5.0213131](https://doi.org/10.1063/5.0213131)

Submitted: 8 April 2024 · Accepted: 10 June 2024 ·

Published Online: 2 July 2024 · Corrected: 10 July 2024



View Online



Export Citation



CrossMark

K. Tsoukalas,^{1,a)} F. Schupp,¹ L. Sommer,¹ I. Bouquet,² M. Mergenthaler,¹ S. Paredes,¹ N. Vico Triviño,¹ M. Luisier,² G. Salis,¹ P. Harvey-Collard,¹ D. Zumbühl,³ and A. Fuhrer¹

AFFILIATIONS

¹IBM Research Europe – Zürich, Säumerstrasse 4, 8803 Rüschlikon, Switzerland

²Integrated Systems Laboratory, ETH Zürich, 8092 Zürich, Switzerland

³Department of Physics, University of Basel, Klingelbergstrasse 82, 4056 Basel, Switzerland

^{a)}Author to whom correspondence should be addressed: kts@zurich.ibm.com

ABSTRACT

Metal contacts in semiconductor quantum electronic devices can offer advantages over doped contacts, primarily due to their reduced fabrication complexity and lower temperature requirements during processing. Some metals can also facilitate ambipolar device operation or form superconducting contacts. Furthermore, a sharp metal–semiconductor interface allows for contact placement in close proximity to the active device area avoiding damage caused by dopant implantation. However, in the case of gate-defined quantum dots in intrinsic silicon, the formation of a Schottky barrier at the silicon–metal interface can lead to large, nonlinear contact resistances at cryogenic temperatures. We investigate this issue by examining hole transport through metal oxide-semiconductor transistors with platinum silicide contacts on intrinsic silicon substrates. We extract the contact and channel resistances as a function of temperature and improve the cryogenic conductance of the device by more than an order of magnitude by implementing meander-shaped contacts. In addition, we observe signatures of enhanced transport through localized defect states, which we attribute to platinum clusters in the depletion region of the Schottky contacts that form during the silicidation process. These results showcase the prospects of silicide contacts in the context of cryogenic quantum devices and address associated challenges.

© 2024 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution-NonCommercial-NoDerivs 4.0 International (CC BY-NC-ND) license (<https://creativecommons.org/licenses/by-nc-nd/4.0/>). <https://doi.org/10.1063/5.0213131>

16 August 2024 06:54:14

Metal oxide-semiconductor field effect transistors (MOSFETs) with doped contacts have been widely used in the semiconductor industry. However, the stochastic nature of the dopant implantation processes might impose limitations on further scaling, for example, the channel length. Metallic contacts could be a viable alternative since they can form atomically abrupt interfaces with the semiconductor channel.¹ In addition, transistors with metallic contacts show lower parasitic source-drain resistance^{2,3} and require lower thermal budgets in a simpler fabrication process. Some material combinations can also enable ambipolar contacts such that a single device can operate in the hole or electron regimes.^{3,4} For transistor applications, metallic contacts are mostly used in novel devices made from, for example, organic materials,⁵ 2D materials,^{6,7} or carbon nanotubes.^{8,9} The contact resistance in these devices can be relatively low because the Schottky barrier (SB) formed at the interface between the metal and semiconductor is either thin, yielding high transmission of the relevant charge carriers, or low compared to their thermal energy, for example, due to Fermi level pinning.^{10,11}

At cryogenic temperatures, the combination of SB contacts and a low thermal energy of the charge carriers can result in large contact resistances. While this can render metallic contacts less attractive for cryogenic MOSFETs, other types of cryogenic devices can benefit, for example, when superconducting contacts are required^{12–14} or when the SBs themselves serve as the confinement barriers of a quantum dot.¹⁵

In silicon quantum dots, metal contacts have enabled ambipolar operation¹⁶ of spin qubit devices that exhibited high fidelity spin control.^{17,18} However, the contact resistance of these devices has been very high, even compared with the large resistance of the quantum dots.^{16,19} This makes it difficult to measure Coulomb blockade in transport at low bias, and for charge sensing it decreases the readout bandwidth and the signal-to-noise ratio.²⁰ As silicon is one of the leading host materials for spin qubits, and it is known that doping can have detrimental effects,^{21,22} a thorough investigation of metal silicide contacts for intrinsic silicon is needed. Previous studies have discussed contacts with nickel silicide²³ at room temperature and aluminum

silicide¹⁹ at cryogenic temperature. Although platinum silicide (PtSi) forms a lower SB for holes than nickel or aluminum, it has only been studied in doped silicon substrates in the context of classical electronics applications.^{23–25}

We investigate PtSi contacts to intrinsic silicon substrates at cryogenic temperatures with the prospect of integration in spin qubit devices. Figure 1(a) shows a spin qubit device consisting of two silicide contact regions next to two lead gates (LG1, LG2), which are used to accumulate carriers between the contacts and the active area of the device.¹⁷ Between the lead gates, nanoscale plunger gates (P1, P2) define the electrostatic potential that confines single carriers (holes) into QDs [Fig. 1(b)]. In order to study and optimize the cryogenic behavior of the silicide contacts, we fabricate simplified test devices where we omit the plunger gates and instead use a single large gate, as in a SB metal oxide field effect transistor (SBMOSFET) [Fig. 1(d)]. We focus on PtSi contacts fabricated on a (100) near-intrinsic silicon substrate ($\rho > 10\,000\,\Omega\text{ cm}$) and incorporated in MOSFET devices, as a testbed for integration with silicon hole spin qubits.^{17,18}

Silicide contacts are defined using electron-beam lithography (EBL); a patterned polymethyl methacrylate (PMMA) resist serves as an etch mask to selectively remove a 7 nm-thick thermally grown silicon dioxide (SiO_2) in the contact regions using hydrofluoric acid, followed by evaporation and lift-off of a 20 nm-thick platinum film. Silicidation is achieved with a rapid thermal anneal. Subsequently, an isolation dielectric (7 nm HfO_2 then 4 nm SiO_2) as well as the gate metal (20 nm TiN) are grown by atomic layer deposition. The resulting stack is shown in Fig. 1(f). The gate is patterned by EBL using hydrogen silsesquioxane (HSQ) resist followed by a metal etch in an HBr inductively coupled plasma, with the dielectric below serving as an

etch stop. The chip is packaged in 100 nm of SiO_2 deposited with plasma enhanced chemical vapor deposition. Finally, tungsten bond-pads are connected to the silicide contacts and the gate with vias that are patterned by EBL and reactive ion etching. The device geometry includes sufficient overlap of the gate and the silicide to ensure direct gating of the silicide–silicon interface, independently of variations in the gate-to-contact alignment or lateral silicide growth. Using EBL allows us to quickly assess various meander-shaped contact geometries, as shown in Figs. 1(d) and 1(e), that can increase the interface length and decrease the contact resistance while retaining the footprint of the contact.

Platinum silicide forms from a platinum surface layer in two stages, starting with a metastable Pt_2Si phase before converting into a stable PtSi phase.^{26,27} The atomic diffusion and reaction rates are controlled mainly by the annealing temperature.^{28,29} The stable PtSi phase is expected to form a lower SB with silicon than Pt_2Si .^{25,30,31} To verify complete silicidation, x-ray diffraction and Kelvin Probe Force Microscopy were performed to map out the stoichiometry and work function of PtSi contacts as a function of different annealing parameters (see the [supplementary material](#)). From this analysis, we conclude that the optimal conditions for complete PtSi formation are an anneal duration of 300 s at a temperature of 450 °C. These parameters are used for all the studied SBMOSFET devices below.

To quantify the SB height, we use electronic transport through a SBMOSFET device as a function of measurement temperature and gate voltage. By performing an Arrhenius analysis³² on the acquired data, we extract a SB height of $170 \pm 20\,\text{mV}$ (Refs. 11, 33, and 34) (see the [supplementary material](#)). This value is lower than the values quoted in the literature, which range from 220 to 250 mV,^{25,30,31} but similar to values extracted with the same technique elsewhere.³⁵ This discrepancy between the techniques can be attributed to the fact that thermally assisted tunneling modifies the temperature dependence of the measured current for gate voltages near flat-band conditions.

Figure 2(a) shows extraction of the contact and channel resistance as a function of temperature using the transfer length method (TLM).³⁶ We assume an equivalent electrical circuit with source (R_{CS}), drain (R_{CD}), and channel (R_{Ch}) resistances in series, as shown in Fig. 1(e). By comparing devices with identical contacts but varying channel lengths (l_{ch}), and by assuming a linear dependence of R_{Ch} on the channel length l_{ch} , both R_{Ch} and $R_C = R_{\text{CS}} + R_{\text{CD}}$ can be extracted separately. The channel length is defined as the distance measured from the middle of the source meander to the middle of the drain meander, $l_{\text{ch}} = l_{\text{f}} - f_l$. In Fig. 2(a), resistances for meander contact devices with $f_l = 1\,\mu\text{m}$, $g_w = 9\,\mu\text{m}$, $f_p = 200\,\text{nm}$ are shown, with f_b , g_w , and f_p as defined in Fig. 1(a), for three measurement temperatures at 300, 120, and 4 K. For these measurements, a source–drain bias $V_{\text{ds}} = 20\,\text{mV}$ was applied antisymmetrically. As expected, R_{Ch} decreases with more negative gate voltage (due to the increasing hole density) as well as with decreasing temperatures (due to a reduction in phonon scattering).³⁷ The behavior of R_C as a function of temperature and gate voltage is primarily attributed to thermally activated tunneling through the SB. As the temperature decreases, the tunneling probability diminishes because fewer thermally excited carriers attain an energy level that enables substantial tunneling probability through the SB. This characteristic behavior is exemplified at $V_g = -4\,\text{V}$, where R_C increases from $5\,\text{k}\Omega$ at 300 K to $40\,\text{k}\Omega$ at 4 K. At room temperature, R_{Ch} significantly surpasses R_C , causing the device to behave as a




FIG. 1. (a) Scanning Electron Microscope (SEM) image of a silicon FinFET double QD device. (b) Schematic cross section along the black dashed line in (a), of a double QD device with a sketch of the valence band profile when the device is tuned into the few hole regime for both QDs. S and D denote the source and drain contacts, respectively, while LG1 and LG2 denote the lead gates and P1 and P2 the plunger gates. (c) Cross section of the SBMOSFET device used to characterize contacts. (d) SEM image of a SBMOSFET with meander contacts. The device dimensions are indicated as follows: gate width (g_w), gate length (g_l), meander finger pitch (f_p), and meander finger length (f_l). The gate boundary is highlighted with a yellow line. (e) Equivalent circuit of a SBMOSFET consisting of the contact resistances (R_{CS} , R_{CD}) of the source and drain as well as the channel resistance (R_{Ch}). (f) Transmission electron microscope cross section of a single meander finger of a meander contact with $f_p = 200\,\text{nm}$.




FIG. 2. (a) Channel (dashed curves) and contact resistance (solid curves) as a function of V_g at temperatures of 300 K (red), 120 K (green), and 4 K (blue) extracted using the TLM method. (b) and (c) Differential conductance $G_s = dI_{ds}/dV_{ds}$ at 300 K (b) and 4 K (c). (d) G_s at $V_g = -6$ V at temperatures of 300 K (red) and 4 K (blue).

traditional MOSFET, with resistance predominantly dictated by the channel, while the contact resistance remains orders of magnitude lower. However, at 4 K, R_{Ch} has stabilized around 4–6 kΩ, whereas R_C exhibits a strong dependence on V_g , spanning resistances from 5 to at least 50 kΩ. This dependence of the contact resistance on the gate voltage arises from the fact that in intrinsic substrates (with negligible doping densities) the width of the SB, near threshold, is to first order determined by the electric field between the gate and the contact. This electric field scales with $\Delta V_{d(s)-g} = V_{d(s)} - V_g$, and therefore the tunneling probability through the SB increases with decreasing gate voltage, leading to a reduction in contact resistance. It is important to note that this dependence of contact resistance on V_g is present even at 300 K, indicating that tunneling is significant even at higher temperatures.

To further analyze the impact of the SB contacts on device resistance, we turn to measurements of the differential conductance $G_s = dI_{ds}/dV_{ds}$ as a function of V_g and V_{ds} . Figure 2(b) shows a map of G_s for a device with $f_l = 1 \mu\text{m}$, $f_p = 0.75 \mu\text{m}$, and $g_w = l_{ch} = 6 \mu\text{m}$ at 300 K, where the conductance is dominated by the channel resistance and is therefore constant as a function of V_{ds} .

At cryogenic temperatures, however, where tunneling through the barrier is the predominant transport mechanism, there is a clear suppression of the conductance at low V_{ds} [see Figs. 2(c) and 2(d)] because the SB width depends on $\Delta V_{d(s)-g}$.^{19,25} This suppression persists even at gate voltages far away from turn-on, for example, at $V_g = -6$ V, as shown in Fig. 2(d). The SBs therefore still add significantly to the contact resistance R_C at large negative gate voltages where one might expect the strong electric field to induce a thin enough barrier resulting in $R_{Ch} \gg R_C$. One reason for this weak tunability of the barrier width with the gate voltage is the screening of the electric field between gate and contact due to charge accumulation in the channel. Furthermore, it was suggested that depending on the shape of the metallic contact interface, the local electric field distribution may be unfavorable for efficient tuning of the Schottky barrier width with gate voltage.^{3,38,39} We exclude electron-electron interaction effects⁴⁰ as the primary cause of the low bias conductance dip, since the observed conductance suppression persists at temperatures significantly above 4 K and at strong gate overdrive voltages, i.e., at very high carrier densities. In addition, the dip is absent in identical devices when using doped contacts [see supplementary material Fig. S3(c)].

To mitigate the high contact resistance, we adapt the shape of the contact to increase the SB interface length with the channel without increasing the device footprint. We choose a meander-shaped contact

geometry where the width of a silicide finger is equal to the gap between two fingers with pitch f_p [see inset in Fig. 1(d)]. SBMOSFETs with straight contacts are fabricated as a control along with SBMOSFETs with meander-shaped contacts with varying f_p between 200 nm and 1 μm. The length of a silicide finger is fixed at $f_l = 1 \mu\text{m}$. Figure 3 (left) shows the differential conductance at T = 4 K and $V_g = -6$ V for the low bias regime. As expected, we find that smaller pitches lead to a higher conductance and smaller contact resistance. Figure 3 (right) shows the conductance at $V_{ds} = 0$ mV and $V_{ds} = 100$ mV from the same measurements plotted against the interface length between contact and channel (L_C). For larger pitches, the conductance increases linearly with the interface length, as expected, but for pitches below 350 nm the conductance saturates. This is likely related to screening of the gate electric field in the narrow channel regions between the silicide meanders, leading to a partial overlap of the depletion regions. As a result, the SB cannot be tuned efficiently in these regions with increasing interface length, leading to a saturation of the contact resistance.

In Fig. 2(c), we also observe signatures of transport through localized states i.e., resonant transport peaks in the low source-drain bias




FIG. 3. Left: G_s as a function of V_{ds} at $V_g = -6$ V for different meander pitches: blue 200 nm, orange 350 nm, green 750 nm, red 1 μm , purple: straight. Right: G_s as a function of contact length L_C for $V_{ds} = 0$ mV and $V_{ds} = 100$ mV. The gray and black dashed curves are guides to the eye to illustrate the behavior of G_s vs L_C . The channel width l_{ch} of these devices is 6 μm .

regime at cryogenic temperatures. This becomes more evident when we take the numerical derivative with respect to the gate voltage, as is shown in Fig. 4 for three different devices with varying contact geometries. We consistently find similar resonances in various types of SBMOSFETs with PtSi contacts as well as in SBMOSFETs with nickel silicide contacts (see the [supplementary material](#)). On the other hand, we do not observe such resonances in devices with doped contacts (see the [supplementary material](#)), where the channel is the same but where no SB is present. Furthermore, in SBMOSFETs at cryogenic temperatures, the turn-on is dominated by the contact resistance and the channel is already highly accumulated in the gate-voltage region displaying the resonances [Fig. 2(a)]. We therefore exclude localized states in the channel as the source of these resonant features, meaning that the associated localized states must be in the vicinity of the SB depletion region.

Localized states in the barriers could originate from fixed charges in the nearby ALD oxide, atomic defects in the semiconductor, or Pt clusters that build up in the depletion region of the SB during the silicidation process. The latter was suggested previously in Refs. 41 and 42. To investigate the impact of trapped charges in the oxide, we have also measured a set of devices with various gate oxides featuring different ratios of HfO_2 to SiO_2 (see the [supplementary material](#)). Here, we do not observe more resonances in devices with higher HfO_2 content, even though HfO_2 is expected to have a much higher trap density.^{43,44} This allows us to conclude that charges in the oxide are unlikely to be linked to the localized states in the barriers.

A critical difference between atomic defects and Pt clusters is that the former is energetically bound to the valence band edge while the latter can be charged and therefore have an independent chemical potential similar to a QD. In order to differentiate the two, we compare their gate lever arm (α_{gl}) to the one calculated for the valence band edge ($\alpha_{gv} = \frac{\Delta E_v}{\Delta V_g}$). From the resonant lines in Fig. 4, we extract α_{gl} in the range of 140–170 meV/V close to the turn-on voltage (see the

[supplementary material](#)). This is of the same order of magnitude as the lever arm of Pt islands reported previously.^{24,45} In contrast, we estimate the lever arm of the gate to the valence band edge in accumulation to be $\alpha_{gv} = 7.5 \text{ meV/V}$ for $m_h = 0.49 m_0$ and $d_{ox} = 16 \text{ nm}$ [see [supplementary material](#) Eq. (S2)]. It is therefore unlikely that the observed resonances originate from localized states with energies tied to the valence band (e.g., lattice defects⁴²). Instead, our findings are consistent with, for example, charged metallic clusters where the capacitive coupling to the environment determines the tunability as a function of gate- and source-drain bias voltage. We also note that the extracted α_{gl} reduces to a range of 70–100 meV/V for more negative gate voltages where the channel is highly accumulated. We interpret this as an increased capacitance of the localized states to the accumulated channel of the device, hence decreasing the ratio of the gate capacitance to the total capacitance. In addition, upon measuring SBMOSFETs with NiSi contacts, we find fewer signatures of localized states but similar lever arms (see the [supplementary material](#)) compared with the devices with PtSi contacts. We therefore suspect that the shape of the SB for NiSi or the diffusion properties during NiSi formation produces fewer silicide clusters in the SB depletion region.

In summary, we have developed and characterized PtSi SBMOSFETs with a focus on achieving low contact resistance at small source-drain bias and at cryogenic temperatures, a regime suitable for silicon spin qubits. After optimizing silicide formation conditions, we studied contributions of contact and channel resistance with decreasing temperature. We found that the SB resistance increases drastically with decreasing temperature, consistent with thermally assisted tunneling being the main transport mechanism. At cryogenic temperatures the implementation of meander-shaped contacts reduces contact resistance by more than an order of magnitude by increasing the effective SB interface length while preserving the device footprint. We also found that transport at low bias is enhanced by tunneling through localized states. This behavior persists in devices with different oxide stacks and for NiSi but disappears in devices with doped contacts. We argue that these localized states are not related to atomic defects but rather to Pt or PtSi clusters near the PtSi–silicon interface as indicated through gate lever arm characterization. Given that the devices are fabricated using intrinsic Si substrates, it is also unlikely that the localized states are linked to boron clusters as discussed in previous work.⁴⁶

Our findings lead to a mixed conclusion on the potential of silicide contacts for quantum electronic devices. On the positive side, engineering the shape of the contacts, for example, with a meander-shaped interface or intentionally incorporating localized states in the SB depletion region could effectively reduce contact resistance. This can be achieved through diffused clusters from the silicide or the diffusion of dopants into the contact region near the silicide-to-channel interface.^{47,48} While the latter approach involves a much higher thermal budget associated with activation anneals, it can be advantageous in avoiding implantation damage.^{49,50} An alternative approach to improve the barrier transparency might be to further engineer the gate field distribution at the contact with a suitable three-dimensional contact shape, i.e., increasing the sharpness of the meander features used in our work. Here, the challenge is to concentrate the field in the semiconductor near the silicide and thus reduce the SB width while staying below any breakdown fields of the involved materials such as the gate oxide. These strategies hold the promise of creating high-transparency




FIG. 4. Derivative of the conductance with respect to V_g as a function of V_g and V_{ds} in three devices with different contact geometries shown in the respective insets at 4 K. Top: 350 nm meander pitch. Middle: 1 μm meander pitch. Bottom: straight contact device. Dashed white lines indicate selected resonance lines that were used for lever arm extraction. The difference in the turn-on voltages between the plots originates from the different contact interface lengths of the devices.

contacts while also enabling interesting silicide contact properties such as superconductivity or ambipolarity. On the flip side, the presence of randomly distributed localized states can make the conductance of the device susceptible to mesoscopic voltage or charge fluctuations. Such fluctuations are expected to lead to noisy signals, particularly in applications like charge sensing with a single electron transistor. Additionally, the presence of random metallic islands or dopants near the semiconductor–silicide interface may hinder dense integration of quantum electronic devices since the requirement of maintaining a minimum distance between the pristine quantum channel and the disordered contact limits integration density.

See the [supplementary material](#) for additional data regarding the SB height estimation techniques, other dielectric and contact materials used as well as details on the lever-arm extraction.

We thank the Cleanroom Operations Team of the Binnig and Rohrer Nanotechnology Center (BRNC) for advice on sample processing, Nico Hendrickx and Eoin Kelly for discussions as well as Marilyne Sousa and Armin Knoll for their support regarding material characterization. This project has received funding from the European Union’s Horizon 2020 research and innovation program under the Marie Skłodowska-Curie Grant Agreement No. 847471. This work was also supported as a part of NCCR SPIN funded by the Swiss National Science Foundation (Grant No. 51NF40-180604).

AUTHOR DECLARATIONS

Conflict of Interest

The authors have no conflicts to disclose.

Author Contributions

Konstantinos Tsoukalas: Conceptualization (equal); Data curation (lead); Formal analysis (equal); Investigation (equal); Methodology (equal); Visualization (lead); Writing – original draft (equal); Writing – review & editing (equal). **Felix Julian Schupp:** Data curation (supporting); Formal analysis (equal); Investigation (supporting); Methodology (equal); Writing – original draft (lead); Writing – review & editing (equal). **Lisa Sommer:** Data curation (equal); Formal analysis (equal); Investigation (equal); Methodology (equal); Writing – original draft (supporting). **Ilan Bouquet:** Formal analysis (supporting); Software (equal). **Matthias Mergenthaler:** Investigation (equal); Methodology (supporting); Supervision (supporting); Writing – original draft (supporting). **Stephan Paredes:** Investigation (equal); Methodology (equal). **Noelia Vico Triviño:** Investigation (supporting); Methodology (supporting); Supervision (supporting). **Mathieu Luisier:** Investigation (supporting); Methodology (equal); Software (supporting); Supervision (supporting). **Gian Salis:** Formal analysis (supporting); Funding acquisition (supporting); Software (supporting); Supervision (supporting); Writing – review & editing (equal). **Patrick Harvey-Collard:** Resources (equal); Supervision (supporting); Writing – original draft (supporting); Writing – review & editing (equal). **Dominik Max Zumbühl:** Conceptualization (supporting); Funding acquisition (supporting); Supervision (supporting); Writing – review & editing (supporting). **Andreas Fuhrer:** Conceptualization (lead);

Formal analysis (equal); Funding acquisition (lead); Methodology (equal); Supervision (lead); Writing – original draft (supporting); Writing – review & editing (lead).

DATA AVAILABILITY

The data that support the findings of this study are openly available in a Zenodo at (Ref. 51).

REFERENCES

- ¹Y.-C. Lin, K.-C. Lu, W.-W. Wu, J. Bai, L. J. Chen, K.-N. Tu, and Y. Huang, “Single crystalline PtSi nanowires, PtSi/Si/PtSi nanowire heterostructures, and nanodevices,” *Nano Lett.* **8**, 913–918 (2008).
- ²J. M. Larson and J. P. Snyder, “Overview and status of metal S/D Schottky-barrier MOSFET technology,” *IEEE Trans. Electron Devices* **53**, 1048–1058 (2006).
- ³M. Schwarz, T. D. Vethaak, V. Derycke, A. Francheteau, B. Iniguez, S. Kataria, A. Kloes, F. Lefloch, M. Lemme, J. P. Snyder *et al.*, “The Schottky barrier transistor in emerging electronic devices,” *Nanotechnology* **34**, 352002 (2023).
- ⁴P. Jarillo-Herrero, S. Sapmaz, C. Dekker, L. P. Kouwenhoven, and H. S. Van Der Zant, “Electron-hole symmetry in a semiconducting carbon nanotube quantum dot,” *Nature* **429**, 389–392 (2004).
- ⁵S. R. Forrest, “The path to ubiquitous and low-cost organic electronic appliances on plastic,” *Nature* **428**, 911–918 (2004).
- ⁶G. Kwon, Y.-H. Choi, H. Lee, H.-S. Kim, J. Jeong, M. Baik, H. Kwon, J. Ahn, E. Lee *et al.*, “Interaction and defect-free van der Waals contacts between metals and two-dimensional semiconductors,” *Nat. Electron.* **5**, 241–247 (2022).
- ⁷A. Allain, J. Kang, K. Banerjee, and A. Kis, “Electrical contacts to two-dimensional semiconductors,” *Nat. Mater.* **14**, 1195–1205 (2015).
- ⁸Y. Lin, Y. Cao, S. Ding, P. Zhang, L. Xu, C. Liu, Q. Hu, C. Jin, L.-M. Peng, and Z. Zhang, “Scaling aligned carbon nanotube transistors to a sub-10 nm node,” *Nat. Electron.* **6**, 506–515 (2023).
- ⁹J. Svensson and E. E. Campbell, “Schottky barriers in carbon nanotube–metal contacts,” *J. Appl. Phys.* **110**, 111101 (2011).
- ¹⁰A. Dimoulas, P. Tsipas, A. Sotiropoulos, and E. Evangelou, “Fermi-level pinning and charge neutrality level in germanium,” *Appl. Phys. Lett.* **89**, 252110 (2006).
- ¹¹R. T. Tung, “The physics and chemistry of the Schottky barrier height,” *Appl. Phys. Rev.* **1**, 011304 (2014).
- ¹²J. Pillet, C. Quay, P. Morfin, C. Bena, A. L. Yeyati, and P. Joyez, “Andreev bound states in supercurrent-carrying carbon nanotubes revealed,” *Nat. Phys.* **6**, 965–969 (2010).
- ¹³N. Hendrickx, D. Franke, A. Sammak, M. Kouwenhoven, D. Sabbagh, L. Yeoh, R. Li, M. Tagliaferri, M. Virgilio, G. Capellini *et al.*, “Gate-controlled quantum dots and superconductivity in planar germanium,” *Nat. Commun.* **9**, 2835 (2018).
- ¹⁴T. Vethaak, “Silicide-based Josephson field effect transistors for superconducting qubits,” Ph.D. thesis (Université Grenoble Alpes, 2021).
- ¹⁵F. A. Zwanenburg, C. E. van Rijmenam, Y. Fang, C. M. Lieber, and L. P. Kouwenhoven, “Spin states of the first four holes in a silicon nanowire quantum dot,” *Nano Lett.* **9**, 1071–1079 (2009).
- ¹⁶A. V. Kuhlmann, V. Deshpande, L. C. Camenzind, D. M. Zumbühl, and A. Fuhrer, “Ambipolar quantum dots in undoped silicon fin field-effect transistors,” *Appl. Phys. Lett.* **113**, 122107 (2018).
- ¹⁷S. Geyer, L. C. Camenzind, L. Czornomaz, V. Deshpande, A. Fuhrer, R. J. Warburton, D. M. Zumbühl, and A. V. Kuhlmann, “Self-aligned gates for scalable silicon quantum computing,” *Appl. Phys. Lett.* **118**, 104004 (2021).
- ¹⁸L. C. Camenzind, S. Geyer, A. Fuhrer, R. J. Warburton, D. M. Zumbühl, and A. V. Kuhlmann, “A hole spin qubit in a fin field-effect transistor above 4 Kelvin,” *Nat. Electron.* **5**, 178–183 (2022).
- ¹⁹W. E. Purches, A. Rossi, R. Zhao, S. Kafanov, T. L. Duty, A. S. Dzurak, S. Rogge, and G. C. Tettamanzi, “A planar Al-Si Schottky barrier metal-oxide-semiconductor field effect transistor operated at cryogenic temperatures,” *Appl. Phys. Lett.* **107**, 063503 (2015).

²⁰F. Vigneau, F. Fedele, A. Chatterjee, D. Reilly, F. Kuemmeth, M. F. Gonzalez-Zalba, E. Laird, and N. Ares, "Probing quantum devices with radio-frequency reflectometry," *Appl. Phys. Rev.* **10**, 021305 (2023).

²¹H. Sellier, G. Lansbergen, J. Caro, S. Rogge, N. Collaert, I. Ferain, M. Jurczak, and S. Biesemans, "Transport spectroscopy of a single dopant in a gated silicon nanowire," *Phys. Rev. Lett.* **97**, 206805 (2006).

²²M. Pierre, R. Wacquez, X. Jehl, M. Sanquer, M. Vinet, and O. Cueto, "Single-donor ionization energies in a nanoscale CMOS channel," *Nat. Nanotechnol.* **5**, 133–137 (2010).

²³S. J. Park, D.-Y. Jeon, V. Sessi, J. Trommer, A. Heinzig, T. Mikolajick, G.-T. Kim, and W. M. Weber, "Channel length-dependent operation of ambipolar Schottky-barrier transistors on a single Si nanowire," *ACS Appl. Mater. Interfaces* **12**, 43927–43932 (2020).

²⁴L. Calvet, W. Wernsdorfer, J. Snyder, and M. Reed, "Transport spectroscopy of single Pt impurities in silicon using Schottky barrier MOSFETs," *J. Phys.: Condens. Matter* **20**, 374125 (2008).

²⁵J. P. Snyder, C. Hélims, and Y. Nishi, "Experimental investigation of a PtSi source and drain field emission transistor," *Appl. Phys. Lett.* **67**, 1420–1422 (1995).

²⁶F. Nava, S. Valeri, G. Majni, A. Cembali, G. Pignatelli, and G. Queirolo, "The oxygen effect in the growth kinetics of platinum silicides," *J. Appl. Phys.* **52**, 6641–6646 (1981).

²⁷K. V. Chizh, V. P. Dubkov, V. M. Senkov, I. V. Pirshin, L. V. Arapkina, S. A. Mironov, A. S. Orehkov, and V. A. Yuryev, "Low-temperature formation of platinum silicides on polycrystalline silicon," *J. Alloys Compd.* **843**, 155908 (2020).

²⁸G. Larrieu, E. Dubois, X. Wallart, X. Baie, and J. Katcki, "Formation of platinum-based silicide contacts: Kinetics, stoichiometry, and current drive capabilities," *J. Appl. Phys.* **94**, 7801–7810 (2003).

²⁹A. Naem, "Platinum silicide formation using rapid thermal processing," *J. Appl. Phys.* **64**, 4161–4167 (1988).

³⁰M. K. Niranjan, S. Zollner, L. Kleinman, and A. A. Demkov, "Theoretical investigation of PtSi surface energies and work functions," *Phys. Rev. B* **73**, 195332 (2006).

³¹S. M. Sze, Y. Li, and K. K. Ng, *Physics of Semiconductor Devices* (John Wiley & Sons, 2021).

³²H. Sellier, G. Lansbergen, J. Caro, S. Rogge, N. Collaert, I. Ferain, M. Jurczak, and S. Biesemans, "Subthreshold channels at the edges of nanoscale triple-gate silicon transistors," *Appl. Phys. Lett.* **90**, 073502 (2007).

³³B. Feng, S. Huang, J. Wang, D. Pan, J. Zhao, and H. Xu, "Schottky barrier heights at the interfaces between pure-phase InAs nanowires and metal contacts," *J. Appl. Phys.* **119**, 054304 (2016).

³⁴D. Fan, N. Kang, S. G. Ghalamestani, K. A. Dick, and H. Xu, "Schottky barrier and contact resistance of InSb nanowire field-effect transistors," *Nanotechnology* **27**, 275204 (2016).

³⁵E. Dubois and G. Larrieu, "Measurement of low Schottky barrier heights applied to metallic source/drain metal-oxide-semiconductor field effect transistors," *J. Appl. Phys.* **96**, 729–737 (2004).

³⁶Z.-P. Ling, S. Sakar, S. Mathew, J.-T. Zhu, K. Gopinadhan, T. Venkatesan, and K.-W. Ang, "Black phosphorus transistors with near band edge contact Schottky barrier," *Sci. Rep.* **5**, 18000 (2015).

³⁷K. Masaki, K. Taniguchi, C. Hamaguchi, and M. Iwase, "Temperature dependence of electron mobility in Si inversion layers," *Jpn. J. Appl. Phys., Part 1* **30**, 2734 (1991).

³⁸R. Valentin, E. Dubois, J. Raskin, G. Dambrine, G. Larrieu, N. Breil, and F. Danneville, "Investigation of high frequency performance for Schottky-barrier p-MOSFET," in *Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems* (IEEE, 2007), pp. 32–35.

³⁹D. Pearman, "Electrical characterisation and modelling of Schottky barrier metal source/drain MOSFETs," Ph.D. thesis (University of Warwick, 2007).

⁴⁰B. L. Altshuler and A. G. Aronov, "Electron-electron interaction in disordered conductors," in *Modern Problems in Condensed Matter Sciences* (Elsevier, 1985), Vol. 10, pp. 1–153.

⁴¹L. Calvet, R. Wheeler, and M. Reed, "Observation of the linear Stark effect in a single acceptor in Si," *Phys. Rev. Lett.* **98**, 096805 (2007).

⁴²M. Mongillo, P. Spathis, G. Katsaros, S. De Franceschi, P. Gentile, R. Rurrali, and X. Cartoixà, "PtSi clustering in silicon probed by transport spectroscopy," *Phys. Rev. X* **3**, 041025 (2013).

⁴³M. Martínez-Puente, P. Horley, F. Aguirre-Tostado, J. López-Medina, H. Borbón-Nuñez, H. Tiznado, A. Susarrey-Arce, and E. Martínez-Guerra, "ALD and PEALD deposition of HfO₂ and its effects on the nature of oxygen vacancies," *Mater. Sci. Eng. B* **285**, 115964 (2022).

⁴⁴F. Jiménez-Molinos, G. Vinuesa, H. García, A. Tarre, A. Tamm, K. Kalam, K. Kukli, S. Dueñas, H. Castán, M. González *et al.*, "Thermal effects on TiN/Ti/HfO₂/Pt memristors charge conduction," *J. Appl. Phys.* **132**, 194501 (2022).

⁴⁵L. Calvet, J. Snyder, and W. Wernsdorfer, "Excited-state spectroscopy of single Pt atoms in Si," *Phys. Rev. B* **78**, 195309 (2008).

⁴⁶T. Kobayashi, J. Salfi, C. Chua, J. Van Der Heijden, M. G. House, D. Culcer, W. D. Hutchison, B. C. Johnson, J. C. McCallum, H. Riemann *et al.*, "Engineering long spin coherence times of spin-orbit qubits in silicon," *Nat. Mater.* **20**, 38–42 (2021).

⁴⁷Q.-T. Zhao, S. Richter, C. Schulte-Braucks, L. Knoll, S. Blaeser, G. V. Luong, S. Trellenkamp, A. Schäfer, A. Tiedemann, J.-M. Hartmann *et al.*, "Strained Si and SiGe nanowire tunnel FETs for logic and analog applications," *IEEE J. Electron Devices Soc.* **3**, 103–114 (2015).

⁴⁸Y. Han, J. Sun, B. Richstein, F. Allibert, I. Radu, J.-H. Bae, D. Grützmacher, J. Knoch, and Q.-T. Zhao, "Steep switching Si nanowire p-FETs with dopant segregated silicide source/drain at cryogenic temperature," *IEEE Electron Device Lett.* **43**, 1187–1190 (2022).

⁴⁹S. Jiang, R. Jia, K. Tao, L. Wang, W. Luo, B. Wang, H. Song, and X. Li, "Fabrication of ultra-shallow junction by in situ doped amorphous silicon films and its application in silicon drift detectors," *J. Phys. D* **55**, 025102 (2022).

⁵⁰A. Fuhrer, M. Aldeghi, T. Berger, L. Camenzind, R. Eggli, S. Geyer, P. Harvey-Collard, N. Hendrickx, E. Kelly, L. Massai *et al.*, "Spin qubits in silicon FinFET devices," in *International Electron Devices Meeting (IEDM)* (IEEE, 2022), p. 14.

⁵¹K. Tsoukalas (2024), "Supporting data for 'Prospects of silicide contacts for silicon quantum electronic devices,'" Zenodo. <https://doi.org/10.5281/zendodo.12518466>