Scalable Connectivity for Ising Machines: Dense to Sparse

Mar 2, 2025
10 pages
e-Print:

Citations per year

0 Citations
Abstract: (arXiv)
In recent years, hardware implementations of Ising machines have emerged as a viable alternative to quantum computing for solving hard optimization problems among other applications. Unlike quantum hardware, dense connectivity can be achieved in classical systems. However, we show that dense connectivity leads to severe frequency slowdowns and interconnect congestion scaling unfavorably with system sizes. As a scalable solution, we propose a systematic sparsification method for dense graphs by introducing copy nodes to limit the number of neighbors per graph node. In addition to solving interconnect congestion, this approach enables constant frequency scaling where all spins in a network can be updated in constant time. On the other hand, sparsification introduces new difficulties, such as constraint-breaking between copied spins and increased convergence times to solve optimization problems, especially if exact ground states are sought. Relaxing the exact solution requirements, we find that the overheads in convergence times to be more mild. We demonstrate these ideas by designing probabilistic bit Ising machines using ASAP7 process design kits as well as Field Programmable Gate Array (FPGA)-based implementations. Finally, we show how formulating problems in naturally sparse networks (e.g., by invertible logic) sidesteps challenges introduced by sparsification methods. Our results are applicable to a broad family of Ising machines using different hardware implementations.
Note:
  • 10 pages, 7 figures
  • [2]
    Mohammad HS Amin, Suzanne Gildert, Trevor Lanting, Firas Hamze, Neil Dickson, Richard Harris, Andrew J Berkley
    • Mark W. Johnson
  • [3]
    Jack Raymond, Trevor Lanting, Richard Harris, Alex Zucca, Fabio Altomare, Andrew J Berkley
    • Andrew D. King
  • [5]
    Alireza Marandi, Yoshitaka Haribara, Ryan Hamerly, Carsten Langrock, Shuhei Tamate, Takahiro Inagaki, Hiroki Takesue, Shoko Utsunomiya, Kazuyuki Aihara, et al
    • Peter L. McMahon
  • [6]
    Toshimori Honjo, Tomohiro Sonobe, Kensuke Inaba, Takahiro Inagaki, Takuya Ikuta, Yasuhiro Yamada, Takushi Kazama, Koji Enbutsu, Takeshi Umeki, Ryoichi Kasahara, Ken-ichi Kawarabayashi, and Hiroki Takesue. 100,000-spin coherent Ising machine. Science Advances, 7(40):eabh0952, October. ISSN 2375-2548
  • [7]
    Valentin Polishchuk, and D. B. Strukov. Combinatorial optimization by weight annealing in memristive hopfield networks
    • Z. Fahimi
      ,
    • M.R. Mahmoodi
      ,
    • H. Nili
      • Sci.Rep. 11 (2021) 16383
  • [9]
    William Moy, Ibrahim Ahmed, Po-wei Chiu, John Moy
    • Sachin S. Sapatnekar
      ,
    • Chris H. Kim
      • Nature Electron. 5 (2022) 310-317
  • [10]
    Markus Graber and Klaus Hofmann. An integrated coupled oscillator network to solve optimization problems. Communications Engineering, 3(1):116, Aug. ISSN 2731-3395
  • [11]
    Shuvro Chowdhury, and Supriyo Datta. Scalable emulation of sign-problem-free Hamiltonians with room-temperature p-bits
    • Kerem Y. Camsari
      • Phys.Rev.Applied 12 (2019) 034061
  • [12]
    Nihal Sanjay Singh, Keito Kobayashi, Qixuan Cao, Kemal Selcuk, Tianrui Hu, Shaila Niazi, Navid Anjum Aadit, Shun Kanai, Hideo Ohno, Shunsuke
    • Fukami
      • Nature Commun. 15 (2024) 2685
  • [13]
    Navid Anjum Aadit, Andrea Grimaldi, Mario Carpentieri, Luke Theogarajan
    • John M. Martinis
      • Nature Electron. 5 (2022) 460-468
  • [14]
    Masanao Yamaoka, Chihiro Yoshimura, Masato Hayashi, Takuya Okuyama, Hidetaka Aoki, and Hiroyuki Mizuno. 24.3 20k-spin Ising chip for combinational optimization problem with CMOS annealing. In
  • [14]
    International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers, pages 1-3
  • [15]
    Naoya Onizawa, Brett H Meyer, Warren J Gross
    • Sean C. Smithson
      • IEEE Trans.Circ.Syst. 66 (2019) 2263-2274
  • [16]
    Maliheh Aramon, Gili Rosenberg, Elisabetta Valiante, Toshiyuki Miyazawa, Hirotaka Tamura, and Helmut G Katzgraber. Physics-inspired optimization for quadratic unconstrained problems using a digital annealer
      • Front.in Phys. 7 (2019) 48
  • [17]
    Hao Lo, William Moy, Hanzhao Yu, Sachin Sapatnekar, and Chris H Kim. An Ising solver chip based on coupled ring oscillators with a 48-node all-to-all connected array architecture. Nature Electronics, pages 1-8
  • [18]
    Ryan Hamerly, Takahiro Inagaki
    • Peter L. McMahon
  • [19]
    Hayato Goto, Kosuke Tatsumura, and Alexander R Dixon. Combinatorial optimization by simulating adiabatic bifurcations in nonlinear Hamiltonian systems. Science advances, 5(4):eaav2372
  • [20]
    Maliheh Aramon, Gili Rosenberg, Elisabetta Valiante, Toshiyuki Miyazawa, Hirotaka Tamura, and Helmut G Katzgraber. Physics-inspired optimization for quadratic unconstrained problems using a digital annealer
      • Front.in Phys. 7 (2019) 48
  • [21]
    Hideyuki Suzuki, Jun-ichi Imura, Yoshihiko Horio, and Kazuyuki Aihara. Chaotic boltzmann machines
      • Sci.Rep. 3 (2013) 1610
  • [23]
    Ryan Hamerly, Takahiro Inagaki
    • Peter L. McMahon