Design and testing of the first 2D Prototype Vertically Integrated Pattern Recognition Associative Memory

An associative memory-based track finding approach has been proposed for a Level 1 tracking trigger to cope with increasing luminosities at the LHC. The associative memory uses a massively parallel architecture to tackle the intrinsically complex combinatorics of track finding algorithms, thus avoiding the typical power law dependence of execution time on occupancy and solving the pattern recognition in times roughly proportional to the number of hits. This is of crucial importance given the large occupancies typical of hadronic collisions. The design of an associative memory system capable of dealing with the complexity of HL-LHC collisions and with the short latency required by Level 1 triggering poses significant, as yet unsolved, technical challenges. For this reason, an aggressive R&D program has been launched at Fermilab to advance state of-the-art associative memory technology, the so called VIPRAM (Vertically Integrated Pattern Recognition Associative Memory) project. The VIPRAM leverages emerging 3D vertical integration technology to build faster and denser Associative Memory devices. The first step is to implement in conventional VLSI the associative memory building blocks that can be used in 3D stacking, in other words, the building blocks are laid out as if it is a 3D design. In this paper, we report on the first successful implementation of a 2D VIPRAM demonstrator chip (protoVIPRAM00). The results show that these building blocks are ready for 3D stacking.

VLSI circuits
Trigger concepts and systems (hardware and software)
Trigger algorithms
Digital electronic circuits
CERN LHC Coll
track data analysis
trigger
integrated circuit: design
electronics
dimension: 3

References(7)

Figures(0)

[1]

VLSI structures for track finding

M. Dell'Orso
(
- Pisa U.
)
,
L. Ristori
(
- INFN, Pisa
)

- Nucl.Instrum.Meth.A 278 (1989) 436-440
•
DOI:
- 10.1016/0168-9002(89)90862-0

[2]

A new concept of vertically integrated pattern recognition associative memory

- Phys.Procedia 37 (2012) 1973-1982
•
DOI:
- 10.1016/j.phpro.2012.02.521

[3]

VIPRAM architecture: from 2D to 3D, talk at Topical Workshop on Electronics for Particle Physics (TWEPP), Aix en Provence, France 22-26 September

J. Hoff
,
T. Liu
,
J. Olsen

[4]

Associative memory design for the fast track processor (FTK) at ATLAS

A. Annovi
(
- Frascati
)
,
M. Beretta
(
- Frascati
)
,
G. Volpi
(
- Frascati
)
,
R. Beccherle
(
- INFN, Pisa and
- Pisa U.
)
,
E. Bossini
(
- INFN, Pisa and
- Pisa U.
)

et al.

•
DOI:
- 10.1109/NSSMIC.2011.6154467

[5]

Software and firmware for controlling CMS trigger and readout hardware via gigabit Ethernet

Robert Frazier
(
- Bristol U.
)
,
Greg Iles
(
- Imperial Coll., London
)
,
Dave Newbold
(
- Bristol U.
)
,
Andrew Rose
(
- Imperial Coll., London
)

- Phys.Procedia 37 (2012) 1892-1899
•
DOI:
- 10.1016/j.phpro.2012.02.516

[6]

Thermal Analysis of the ProtoVIPRAM00 Chip, poster at Topical Workshop on Electronics for Particle Physics (TWEPP), Aix en Provence, France 22-26 September, submitted to JINST

W. Xia

[7]

Connection Arrangement for Enabling the Use of Identical Chips in 3 dimensional Stacks of Chips Requiring Address Specific to Each Chip, U.S Patent 6,271,587, filed 15 Septemberand issued 7 August 2001

R. Patti