Vertically Integrated Circuits at Fermilab

The exploration of vertically integrated circuits, also commonly known as 3D-IC technology, for applications in radiation detection started at Fermilab in 2006. This paper examines the opportunities that vertical integration offers by looking at various 3D designs that have been completed by Fermilab. The emphasis is on opportunities that are presented by through silicon vias (TSV), wafer and circuit thinning, and finally fusion bonding techniques to replace conventional bump bonding. Early work by Fermilab has led to an international consortium for the development of 3D-IC circuits for High Energy Physics. For the first time, Fermilab has organized a 3D MPW run, to which more than 25 different designs have been submitted by the consortium.

References(36)

Figures(0)

[1]

Handbook of 3D Integration, Technology and Applications of 3D Integrated Circuits

P.Garrou
,
C.Bower
,
P.Ramm

[2]

3D Integration: a technological toolbox

G.Poupon
,
M.Scannell
,
L.Di Cioccio
,
D.Henry
,
P.Leduc

et al.

[3]

Fabrication of 3D Packaging TSV using DRIE

M.Puech
,
J.M.Thevenoud
,
J.M.Gruffat
,
N.Launay
,
N.Arnal

et al.

[4]

Via First Approach Optimisation for Through Silicon Via Applications

C.Laviron
,
B.Dunne
,
V.Lapras
,
P.Galbiati
,
D.Henry

et al.

[5]

Why should we do 3D integration

W.Haensch

[6]

Robert Patti, private communication

[7]

Paul Enquist, private communication

[8]

Characterization of a threedimensional SOI integrated-circuit technology

C.K.Chen
,
N.Checka
,
B.M.Tyrrell
,
C.L.Chen
,
P.W.Wyatt

et al.

[9]

A Wafer-Scale 3-D Circuit Integration Technology

J.A.Burns
,
B.F.Aull
,
C.K.Chen

[10]

MITLL Low-Power FDSOI CMOS Process Design Guide, Revision:7, Oct., Comprehensive Design Guide, Advanced Silicon Technology Group, MIT Lincoln Laboratory, Boston, MA, USA

[11]

Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs

R.S.Patti

[12]

3D Scaling to Production

R.S.Patti

[13]

[Online]

- http://3dic.fnal.gov

[14]

First-order performance prediction of cache memory with wafer-level 3D Integration

A.Zeng
,
J.Lu
,
K.Rose
,
R.J.Gutman

[15]

3D Integration Technology for 3Dstacked Retinal Chip

Y.Kaiho
,
Y.Ohara
,
H.Takeshita
,
K.Kiyoyama
,
K.-W.Lee

et al.

[16]

3D design activities at Fermilab: Opportunities for physics

et al.

- Nucl.Instrum.Meth.A 617 (2010) 375-377
•
DOI:
- 10.1016/j.nima.2009.09.045

[17]

Medipix2: A 64-k pixel readout chip with 55 µm square elements working in single photon counting mode

X.Llopart
,
M.Campbell
,
R.Dinapoli
,
D.San Segundo
,
E.Pernigotti

- Science 49 (2002) 2279-2283

[18]

Characterization and calibration of PILATUS detectors

P.Kraft
,
A.Bergamschi

- IEEE Trans.Nucl.Sci. 56 (2009) 758-764

[19]

Room temperature metal direct bonding

Q.-Y.Tong

- Appl.Phys.Lett. 89 (2006) 182101

[20]

Room temperature SiO2/SiO2 covalent bonding

Q.-Y.Tong
,
G.Fountain
,
P.Enquist

- Appl.Phys.Lett. 89 (2006) 042110

[21]

Sensor/ROIC Integration using Oxide Bonding

Zhenyu Ye
(
- Fermilab
)

e-Print:
- 0902.2801

[22]

A vertically integrated pixel readout device for the Vertex Detector at the International Linear Collider

et al.

- IEEE Trans.Nucl.Sci. 57 (2010) 880-890
•
DOI:
- 10.1109/TNS.2010.2042301

[23]

Silicon detectors at the ILC

J.E.Brau
,
M.Breidenbach
,
C.Baltay
,
R.E.Frey
,
D.M.Strom

[24]

Impact of Mobile Charge on Matching Sensitivity in SOI Analog Circuits

M.Connell
,
M.Grady
,
P.Oldiges
,
D.Onsongo
,
M.Passaro

et al.

[25]

Ying-Che Tseng

1-25 of 36
1
2
25 / page